[Next] [Previous] [Up] [Top] [Contents] [Back] |
5.2.1 Channel Registers
126.96.36.199 Channel Counter RegistersWhen one byte is read, the encoder chip generates a load output latch pulse for the four bytes of the Counter register. From that time until the next system reset, the load output latch pulse will only be generated during a read operation if this same byte is read. Special care should be taken if reading individual bytes to ensure that these operations are always performed in the same order.
BI-0433 - 12 Channel Incremental Encoder Interface with Isolated Inputs and Cable Fault Detection - 23 MAY 1997 Copyright © 1997 Brand Innovators B.V. [Next] [Previous] [Up] [Top] [Contents] [Back]